ABSTRACT
INTRODUCTION
In 1998, Hagenauer 11, 21 and Loeliger et al. [3] independently proposed to decode error correcting codes by novel analog electronic networks; these networks are a direct translation of the Tanner graph [4] or factor graph 151 of such codes into networks of electronic "probability gates" or "soft-gates". More complete accounts on these new analog decoders were given in [6] and [7, 8] ; see also 191.
Since 1998, much effort has been spent towards turning these ideas into working chips. The first fully functional analog decoder of this type was buill in 1998 by Lustenberger et al. using discrete transistors [SI. Lustenberger et al. then designed and manufactured first, a decoder for a four-state tailbiting (18.9.5) convolutional code and later, a decoder for a (44,22.8) low density code, both in 0.8 pm BiCMOS technology [8, IO] ; unfortunately, both of these chips turned out to have some problems with the interface circuits (outside the actual decoder In this paper, we repon on a more modest achievement. We have built a series of probability gates as individual CMOS ASKS that allow the realization of various analog decoders on the breadboard level. In particular, we will report measurement results for a decoder of the (8.4,4) Hamming code. That decoder works very well and appears to he surprisingly immune against transistor mismatch.
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limits predicted by Shannon's information theory 1131. A natural way of looking at all such codes is by graphical models ('Tanner graphs," "factor graphs"), and the decoding of such codes may be viewed as applying the general iterative "sum-product algorithm" to such graphical models [4, 51.
A Fomey-style factor graph (called "normal graph" in 1141) for the (8, 4, 4) extended Hamming code is shown in Figure 1 Any factor graph (or Fomey-style factor graph, as e.g., in Figure 1) may be interpreted as a blueprint for a decoder of the corresponding code. In this interpretation, each node of the graph may be viewed as a "processor". The decoder operates by passing "messages" along the edges of the graph: the messages are iteratively (re-)computed by the nodeslprocessors according to the N k S of the sum-product algorithm [ S , 141.
Note that the graph of Figure I is far from unique. In general. a huge variety of different graphs exists for the same code, and each such graph yields a different decoder.
PROBABILITY GATES AND ANALOG DECODERS
As presented in [3] , a factor graph such as shown in Figure I may be immediately translated into an analog electronic network. The nodeslprocessors are translated into "probability gates", which are wired together according to the topology of the graph. These probability gates perform computations with probabilities. The circuits rely on the exponential characteristics of either bipolar junction transistors or CMOS transistors operating in the subthreshold region; within the validity of the exponential model, the probability calculations are exact. For details see L7, 81.
We have a collection of over 140 soft-parity-check gates f soft^ XOR gales) and just as many soft-equality-constraint gates (soft-EQU gates), each as an individual ASIC in its own package. Each gate has three bidirectional ports. For each of its three output ports, the softXOR gate computes
and the softEQU gate computes
where the scale factor 7 is implicitly defined by the condition p,,t(0)+p,,t(l) = 1. Asdescribed in [7] . probabilities arerepresented by currents. The transistors operate in subthreshold mode, typically at a current-level of about I @A. i.e., I pA corresponds to probability 1.
The circuits are implemented in a 0.8 p m N-well silicon gate CMOS process (Philips C175SC) using the inexpensive semicustom mixed-signal array "MD300 provided by Microdul AG. Zurich. The circuit topologies of the two probability gates are described in [81. Special care was taken to minimize the mismatch af corresponding transistors in current mirrors and differential pairs: 24 unit-transistors were connected in a parallel and interleaved manner (WN.P = 24 x 6 prn = 144 pm, L N , P = 5.6 prnj to form a common-centroid layout [15] . The NMOS-and PMOStransistors were sized equally.
This collection of soft-gates allows us to carry out a large variety of measurements. First we can examine the characteristic of a single soft-gate. We then have the possibility to build decoders for different codes. For each code there exists a large family of suitable decoder structures (which we call realizations). Once we have wired one such realization on the breadboard, the impact of transistor mismatch can be analyzed by plugging different sets of ASICs into the sockets. in addition. the influence of some other conditions (e.g. supply voltage, decoder settling time) on the decoder's performance can be studied.
In this paper we present results obtained from the decoder realization for the (8.4.4) extended Hamming code shown in Figure 1 A picture of the assembly is shown in Figure 2 . From that figure. it might seem doubtful whether such a decoder can work at all; in fact, we have observed quite robust behavior. as will be detailed below.
MEASUREMENT RESULTS
All measurements were carried out on our lab's own measuring device, which contains 16 12-bit DIA-and AID-converters. The softgates' characteristics were verified first: 50 bidirectional softEQU gates as well as 50 bidirectional softXOR gates were measured and simulated. (One fully bidirectional soft-gate contains three unidirectional soft-gates.) The results are shown in Figure 3 for the softEQU gates and in Figure 4 for the softXOR gates. The solid lines represent the ideal characteristics of the soft-gates, whereas the dashed lines show the 10 and 90 percentiles for the 3 x50 measured characteristics (i.e. 80 percent of the measurements lie between the dashed lines).
The variations in the soft-gates' characteristics are primarily due to transistor mismatch (and to some degree also due to asymmetries among the circuits); some deviation from the ideal characteristic is also due to the deviations of the real transistors from our exponential model. The Rattening of the curves for large loglikelihood ratios of the output of the softEQU gate, as seen in Figure 3 , is probably an anifact caused by the resolution limit of the measurement equipment. Error rate curves were measured both for the binary symmetric channel (BSC) and for the additive white gaussian noise (AWGN) channel. The transmission over the noisy channel was simulated in software, and the resulting "noisy" codewords were applied in parallel to the decoder: after a fixed and preset time the AIDconverters then measured the decoder's outputs. The plots in this paper were obtained with a settling-time of 50 ms.
The effect of transistor mismatch was studied by plugging in I 1 different chip sets (all stemming from the same wafer) into the sockets of the decoder shown in Figure 2 . For the AWGN channel, 10 error-rate curves were measured up to an SNR of 6 dB; one measurement (which nearly took 2 weeks!) was measured up to an SNR of 8 dB. The results of these measurements are summarized in Figure 5 . which shows both the block error rate (which includes 1-86 channel and parameterized by the SNR of the AWGN channel. Independent of the actual SNR, the decoder was operating with a fixed SNR of 6 dB, which was experimentally found to give the best results. As Figure 6 shows, the measured information-bit error rates lie all on top of each other and agree with that of the ideal analog decoder. In contrast, some of the measured block error rate curves (which include errors in the panty bits) are markedly worse bits are more sensitive to transistor mismatch than the information bits. 
CONCLUSIONS
We have presented measurements of bit error rates and block error rates for an analog decoder implemented with probability gates on the breadboard level. We have observed that the measured overall performance is virtually identical with that of an ideal analog decoder despite of substantial measured nonidealities on the softgate level. While the circuits were designed for a supply voltage of 5 V. we have ohserved no substantial loss of performance when operating them at a supply voltage as low as 1.2 V.
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